Symbolic methods applied to formal verification and synthesis in embedded systems design158 Seiten6 LesestundenBewachen